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Thermosonic Flip Chip Interconnection Using
Electroplated Copper Column Arrays
S. Gao and A. S. Holmes, Member, IEEE
Abstract—A novel flip chip process is reported in which bare
dies are thermosonically bonded to arrays of electroplated copper
columns formed on a substrate. The new process is intended as a
low-cost, lead-free chip-on-board (COB) interconnection method
for high-frequency devices. A detailed study has been performed of
the electroplating and thermosonic bonding techniques involved.
It was found that oxygen plasma treatment of the resist mask
could increase the yield of the fine-pitch ( 150 m) column elec-
troplating process, while the flatness of the resulting columns was
affected by the plating current density and the sidewall profiles
in the resist mold. Under optimal conditions, column arrays with
flat tops could be produced with a 100% yield, and with a column
height deviation of less than 0.5 m over an area of 10 mm 10
mm. The array thermosonic bonding process was studied with
the aid of Box–Behnken design of experiments based on response
surface methodology. A second-order relationship between the
input bonding variables and the bonding strength was derived
and used to determine optimal process conditions. With this op-
timized process, silicon chips with aluminium metallization were
thermosonically flip chip bonded to quartz test boards bumped
with gold-capped copper columns. Sixteen prototype assemblies
without underfill protection were evaluated by accelerated lifetime
tests. The contact resistances of single column connections showed
no significant change after 50 thermal shocks of 0 C to 100 C,
and samples subjected to high-temperature storage remained
intact at all bonding interfaces after 1.5 h at 300 C. Thermal
cycling between 55 C and 125 C produced open-circuit defects
in a small number of connections after 70 cycles.
Index Terms—Chip-on-board, copper column, design of exper-
iments, electroplating, flip chip, lead-free, oxygen plasma treat-
ment, response surface methodology, thermosonic (TS) bonding.
I. INTRODUCTION
WITH THE continuing rapid expansion of the portablewireless communications sector, there is increasing de-
mand for compact packaging solutions for radio frequency (RF)
and microwave circuits. Flip chip-on-board (FCOB) is particu-
larly attractive in these high-frequency applications because the
short electrical path between substrate and chip allows for very
low parasitic inductance, while the almost coplanar geometry
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minimizes the physical discontinuities in the signal paths. With
careful design of the transmission line and bump geometries,
excellent reflection characteristics can be achieved, with low re-
turn losses at frequencies up to 100 GHz [1], [2]. Because of
these advantages, flip-chip is emerging as a favorite packaging
technique for microwave integrated circuits (MICs).
In flip chip assembly, the IC die is mounted face-down on
a substrate which may be either a chip carrier (if the device is
to be individually packaged), or a circuit wiring board (in case
of FCOB). Electrical connection between chip and substrate is
achieved through conducting bumps which may also need to
provide a thermal path for heat dissipation if there is no pro-
vision for heat-sinking on the back side of the die. Up to now,
flip-chip processes for high-frequency applications have mostly
used gold or solder bumps. However, there is increasing interest
in copper as an alternative bump material due to its higher elec-
trical and thermal conductivities. The low raw material cost of
copper is also an advantage in commercial applications. Other
bump materials, in particular metal-coated polymers, have also
been used, though not in high-performance applications.
Flip chip bumps can be deposited either on the chip or the
substrate. Most flip chip processes adopt the former approach.
However, there can be advantages in forming the bumps as part
of the circuit board manufacturing process, particularly in low-
or medium-volume applications where chip suppliers may be
reluctant to supply chips in bumped format. In either case, pat-
tern electroplating or electroforming with a photoresist mask
is an effective method of bump fabrication. Electroplating is
an established technique in board manufacturing, and copper
electroplating has been widely used for through-hole plating in
conventional printed wiring boards (PWBs) and for filling mi-
crovias in high-density boards [3], [4]. In principle, therefore,
it should be relatively straightforward for board manufacturers
to adopt pattern electroplating for bump formation, although
in practice there are technical challenges. Flip chip intercon-
nection for next-generation microwave products is moving to-
wards finer interconnect pitches ( 150 m), and industrial pat-
tern electroplating processes at this scale have not been widely
reported. Fujitsu [5] and, more recently TMLI, have reported
fine-pitch wafer-bumping processes based on copper electro-
plating, but most of the details remain proprietary and have not
been disclosed. An alternative to electroplating is to use wire
stud bumping, but this suffers from being a serial process. Also
it is currently well established only for gold, although copper
wire stud bumping processes have also been under development
in recent years [6], [7].
Several bonding options are available for attaching the chip
to the substrate following the bumping operation. These include
1521-3323/$20.00 © 2006 IEEE
726 IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 29, NO. 4, NOVEMBER 2006
Fig. 1. Outline of proposed chip-on-board interconnection method.
soldering, adhesive bonding, and direct metal welding by ther-
mocompression or thermosonic bonding. Direct metal welding
is attractive for advanced flip chip processes because it requires
no additional bonding materials, and avoids issues such as the
outgassing that can occur with adhesives, and corrosion by flux
residues which can occur with soldering. -particle emission
can also be a problem with lead-based solders, although these
are now being phased out for environmental reasons. In thermo-
compression (TC) bonding, force and high temperature are ap-
plied at the bonding interface to assist in metal–metal bond for-
mation. This method has been employed in flip chip attachment
of MIC devices to package substrates [8]. With thermosonic
(TS) bonding, additional ultrasonic energy is applied to soften
the metals, allowing bonding to be achieved with lower force
and/or temperature. This approach has been widely used for
gold wire bonding of ICs both in packages and in multichip
modules. It was first applied to flip chip bonding by Lee’s group
in 1993 [9]. In this work, gold wire stud bumping was used to
apply bumps to the chip prior to flip chip attachment. The lower
force and heat requirements of TS bonding make it attractive for
chips which are thin, brittle, or intolerant to high temperatures.
Surprisingly, however, more than a decade after initial demon-
stration, TS flip chip bonding remains relatively undeveloped
and is still limited to pure gold wire studs [10]–[13].
In this paper, we investigate a novel thermosonic flip chip
process in which gold-capped copper columns are formed
on the substrate by electroplating, and then thermosonically
bonded to a chip having standard aluminium metallization. The
process, outlined in Fig. 1, combines the advantages of copper
bump technology with thermosonic bonding, and requires
no preprocessing of the chip prior to flip chip placement. In
the following sections, processing issues associated with the
formation of uniform fine-pitch electroplated bump arrays are
discussed. A detailed study of the array thermosonic bonding
process is then presented, and optimal conditions for the
bonding operation are derived. Finally, reliability data based
on standard accelerated lifetime tests are presented for dummy
chips assembled on quartz substrates.
II. FABRICATION OF TEST BOARDS WITH FINE-PITCH
COPPER COLUMN ARRAYS
Development of the new flip chip process was carried out
using dummy ICs and custom test boards. The dummy ICs
were 3 3 mm silicon dies with a continuous 1- m-thick
layer of 1% silicon–aluminium on the top surface to simulate
the contact pad metallization of a live chip. Each test board
Fig. 2. Process flow for fabrication of test boards with integrated copper
column arrays.
was 10 10 mm with a peripheral array of between 41–112
copper columns, each column standing on a square copper pad.
A single wiring layer of 4- m-high, 25- m-wide copper traces
was used to connect these pads to larger probe pads around the
edge of the board. Quartz (fused silica) was chosen as the board
material because of its excellent dielectric properties and op-
tical transparency which make it an attractive substrate material
for microwave and optoelectronic applications [14]–[16]. How-
ever, other high-performance substrates such as high-resistivity
silicon or alumina could have been used equally well.
In deciding on the column dimensions, we were guided by
earlier work in the area of flip chip packaging for microwave
devices [1], [2], [17]. The optimal bump height and diameter
for any given application should always be finalized by accurate
RF modeling. However, some general design rules also apply.
In particular, the bumps should be made as short as possible to
ensure low parasitic inductance while at the same time main-
taining a minimum height to avoid parasitic transmission line
modes. Also, the bump diameter should be kept small to reduce
parasitic fringing capacitance. We set a nominal value of 35 m
for the column height, as this has been shown previously to work
well over a wide frequency range at MIC level [18]. A key aim
of the work was to demonstrate fine-pitch assemblies, and ac-
cordingly boards with pitches of 90, 100, 125, and 165 m were
fabricated. These had I/O counts of 112, 100, 80, and 41, respec-
tively, and column diameters in the range 50 to 80 m.
A. Overall Fabrication Sequence
The test boards were fabricated using standard thin-film cir-
cuit board manufacturing techniques (see Fig. 2). First, thin
layers of chrome and copper were sputtered onto a 3-in quartz
wafer to act, respectively, as an adhesion layer and a plating
base. A negative tone liquid photoresist (Micro Resist MaN-
440) was then spin-coated onto the wafer and patterned to form
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TABLE I
PLATING BATH COMPOSITIONS AND PROCESS CONDITIONS. MANUFACTURER’S RECOMMENDED PROCESS CONDITIONS
ARE SHOWN IN BRACKETS WHERE THESE DIFFERED FROM ACTUAL CONDITIONS USED
an 8- m-deep plating mold that was filled with copper to a
depth of 4 m to form the wiring traces and pads. After strip-
ping the photoresist, a thicker photoresist layer was applied and
patterned to form a mold for the column arrays. This was fol-
lowed by sequential electroplating of copper, nickel, and gold
to produce AuNi-capped copper columns. The nominal layer
thicknesses deposited were 30, 2, and 3 m, respectively. After
stripping the photoresist mold, and removing the exposed areas
of the base and adhesion layers by wet etching, the wafer was
diced into individual test boards.
Standard plating chemistries were used in the copper, nickel,
and gold baths, as listed in Table I. The acid copper bath was
originally developed for conformal electroplating in board man-
ufacturing, and consequently, the recommended composition in-
cluded leveler additives to suppress deposition at fast plating
sites such as sharp corners. Such sites do not arise in pattern
plating, and so to minimize the maintenance requirements, we
did not include any levelers in the bath. All three plating pro-
cesses were carried out at constant dc current to allow easy con-
trol of the deposition rate.
Two types of commercial photoresist were evaluated as mold
materials for the column plating process: a negative tone, lam-
inated dry film resist (Laminar 5000 series, Morton Interna-
tional) and a positive tone liquid resist designed for thick-layer
lithography (AZ9260, Clariant). Dry film resists are well known
in board manufacturing and have also been used previously in
flip chip bump fabrication [19]. Being negative tone materials,
they are highly resistant to chemical attack and compatible with
most plating chemistries. Unfortunately, however, the resolution
is relatively poor, and the finest pitch columns in this work could
be produced only by patterning and plating two 25- m-thick
layers of resist in succession. Furthermore, stripping of the pho-
toresist following electroplating proved problematic, and a rel-
atively aggressive spray stripping process was required to en-
sure complete removal of residues from around the 90- m-pitch
columns. For these reasons, attention was turned to AZ9260.
This material easily achieved the required feature resolution,
and was readily stripped simply by immersion in a commercial
stripper or organic solvent. The only drawback was that the mold
was prone to corrosion and delamination during gold plating
when the cyanide bath was operated in the recommended tem-
perature range of 55 C–70 C. This problem was alleviated by
lowering the bath temperature to around 35 C and plating at a
reduced current density of 1–2 mA/cm .
B. Optimization of Column Plating Process
1) Enhancement of Plating Yield by Plasma Treatment of Re-
sist: It was found in initial column plating experiments that ar-
rays with smaller column diameters were prone to defects in
which some columns either failed to plate completely or were
of reduced height. This phenomenon has been reported pre-
viously for nickel electroplating in PMMA molds [20] and is
generally attributed to incomplete wetting of the plating solu-
tion in higher aspect ratio polymer cavities. In earlier work, this
problem was overcome by increasing the concentration of wet-
ting agent, but this is undesirable because it leads to buildup of
organic contamination in the bath over time. We developed an
alternative approach that avoids modifying the plating bath com-
position. This involves low-pressure oxygen plasma treatment
of the resist mold, prior to plating, in a reactive ion etching (RIE)
chamber. An Oxford Instruments Plasmalab was used, run-
ning a pure oxygen plasma under the following process condi-
tions: 50 mT pressure, 60 sccm oxygen flow, 20 W RF power,
and 30-s process time. Using this technique, the plating yield
could be increased to 100% for all sizes of column.
The yield improvement afforded by plasma treatment was
attributed to an increase in wettability of the resist surface.
Oxygen plasma treatment is known to create polar moieties
(e.g., carboxyl, hydroxyl, etc.) on polymer surfaces which can
enhance the wettability by polar liquids [21]. We compared
the wettability of the resists used in this work before and after
plasma treatment using laser contact angle goniometry [22].
The contact angles of water droplets on untreated resist films
(AZ 9260 and Laminar 5000) were found to be in the range
50 –60 , while after oxygen plasma treatment both resist sur-
faces were strongly hydrophilic, with contact angles below 5 .
Atomic force microscopy (AFM) was carried out to check that
the plasma process did not also lead to excessive roughening of
the resist surface. Fig. 3 shows AFM images of AZ9260 resist
surfaces before and after treatment. A change in the nanoscale
surface texture is evident both in the 2-D plots and the line
scans. However, the Ra (average roughness) value, determined
from the 2-D AFM plots, remained acceptably low, increasing
from 0.12 nm to only 0.17 nm in the course of the process.
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Fig. 3. AFM images of AZ9260 resist surfaces before (left) and after (right) plasma treatment. Measurements were made in soft contact mode over a scan field
of 1 m 1 m.
2) Control of Bonding Surface Profiles: For reliable ther-
mosonic bonding, columns with either flat or crowned (convex)
top surfaces are required to avoid the formation of voids in the
bonding interface. We found that the sidewall angle on the re-
sist mold was the main factor determining the top surface pro-
files for our electroplated columns. Referring to Fig. 4(a), resist
cavities that tapered inwards towards the substrate 90
tended to produce bumps with a central depression in the top
surface. This effect was exaggerated at higher current densities
( mA/cm ), and in extreme cases so-called “rabbit ear”
bumps were obtained [Fig. 4(b)]. In contrast, flared cavities with
90 tended to produce columns with crowned top surfaces
[Fig. 4(c)]. This behavior has been observed previously and ex-
plained in terms of metal ion diffusion [23], [24]. Nonuniform
plating is believed to result from accumulation or depletion of
metal ions near the edges in tapered and flared cavities, respec-
tively.
By careful optimisation of the AZ9260 photolithography
process (mainly exposure and development steps), resist cav-
ities with near-vertical sidewalls could be obtained. Using a
relatively low copper plating current density of 5–8 mA/cm
these produced essentially cylindrical columns with flat top
surfaces. The column height deviation was less than 0.5 m
over an area of 10 mm 10 mm. Fig. 5 shows scanning electron
microscopy (SEM) images of an array of 100 columns at
100 m-pitch, and a close-up view of a single column.
III. FLIP CHIP INTERCONNECTION BY THERMOSONIC BONDING
Flip chip assembly was carried out using a custom TS flip
chip bonder, originally developed for work on transfer bumping
Fig. 4. (a) Effect of resist profile on flux of metal ions and resulting column
shape. (b) and (c) SEM images of columns formed by plating in cavities with
 < 90 and  > 90 respectively, showing “rabbit ear” and crowned profiles.
[19]. The bonder, shown schematically in Fig. 6, comprises
a mechanical stage system with a heated sample platform, an
ultrasonic bonding head with adjustable bonding force, and an
optical alignment system based on a microscope and CCTV
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Fig. 5. SEM images of test board, showing (a) electroplated AuNi-capped
copper columns in a peripheral array of 4 25 at 100 m pitch and (b) close-up
SEM image of a single copper column.
TABLE II
BOX–BEHNKEN DESIGN VARIABLES AND LEVELS
camera. The microscope is set up to view the substrate (which
must be optically transparent) and chip through an inspection
window in the heated stage. A UTHE Model 20 G ultrasonic
controller and transducer system is employed, with bespoke
vacuum pick-up bonding tools supplied by CALX, Inc.
Our earlier work on TS array bonding showed that bonding
yield was highly sensitive to relative tilt between chip and sub-
strate. In light of this, the bonder was modified for the present
work by addition of an optical parallelism monitor. As illus-
trated in Fig. 6, the beam from a HeNe laser (633-nm wave-
length), initially propagating parallel to the bonder platform, is
Fig. 6. Schematic of custom-made thermosonic flip-chip bonder with optical
parallelism monitor.
directed to a turning mirror beneath the heated stage. The mirror
turns the beam through 90 to produce a beam that is vertically
incident on the inspection window. The reflected beams from
the two substrate surfaces, and from the active surface of the
chip, are projected onto a distant screen. This allows nonpar-
allelism to be detected and eliminated by adjusting tilt stages
beneath the platform until the spots on the screen due to the
reflected beams coincide. In this way, the gap between chip
and substrate can be made uniform to within 0.5 m over a
3 mm 3 mm die.
A. Optimization of TS Bonding
The key input variables in a TS bonding process are the ul-
trasonic (US) power applied to the bonding head, the time for
which the US power is applied, the applied bonding force, and
the bonding stage temperature. Experiments were carried out to
determine the optimal process window for our bonder, in terms
of maximising the shear stress (shear strength per unit bond
area) of the resulting array bond. To simplify the problem, we
varied only the US power, US time, and bonding force, main-
taining a fixed stage temperature of 200 C. Furthermore, we
used the Box–Behnken design of experiments (DOE) method to
minimize the number of experiments required. Suitable ranges
for the input variables were known from previous work, and
based on these, a three-variable Box–Behnken design was set
up. As shown in Table II, each input variable had three possible
levels, represented by -valued coded units.
A set of 15 experiments was carried out following
Box–Behnken design rules. The values of the three input
variables for each experiment, together with the resulting shear
stress responses, are shown in Table III. Each experiment
involved bonding a single dummy chip to a peripheral array
of over 40 columns on a special quartz carrier with a poly-
imide release layer. The carriers had all been fabricated on a
single wafer to minimize variability in the column parameters.
Following TS bonding, the chip, with columns attached, was
separated from the carrier by laser ablation of the polyimide
layer [19]. The individual column-to-chip bond strengths at
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TABLE III
INPUT VARIABLES/FACTORS AND MEASURED SHEAR STRENGTH RESPONSES FOR BOX–BEHNKEN-DESIGNED EXPERIMENTS
Fig. 7. Failure modes observed in shear testing. Left image shows significant
bonding surface lift; right image shows residual bump metal (gold).
all I/O positions were then measured using a Dage 2400 shear
testing machine. In this way, the distribution of bond strengths
across the chip could be measured, in addition to the average
bond strength that would be obtained by the more normal ap-
proach of shearing the whole chip off the carrier. The right-most
two columns of Table III show the average and standard devi-
ation of the shear stress measurements from each experiment.
The standard deviations range from 0.71 to 2.58 g/mil , with
most lying below 2 g/mil . These values are higher than for
modern gold ball bonding, which typically achieves 0.2 to
0.4 g/mil standard deviation for a ball diameter of 3 to 3.5 mil
[25], possibly because of the higher roughness on the bonding
surfaces of the electroplated columns. Nevertheless, the shear
stress distributions are relatively narrow, indicating good bond
strength uniformity across chip.
Visual inspection of the shear tested chips was carried out
to determine the failure modes at different bonding sites. Many
sites exhibited “bonding surface lift,” where regions of the bond
pad metallization had been lifted away with the bump. The lifted
area varied from a major portion of the pad down to small iso-
lated patches, these extremes being illustrated in Fig. 7. Residual
bump metal (gold) was also observed at some bonding sites, as
can be seen in the right-hand image of the same figure. No cor-
relation was found between the observed failure mode and the
measured shear strength of the bond.
Response surface analysis was performed on the data in
Table III using MiniTab 14 statistical analysis software. This
generated a second-order regression model of the form
(1)
relating the average shear stress to the static pressure ,
US power and US time . In (1), the input variables are
valued. The validity of the model was checked by
means of standard statistical tests, all of which indicated that it
was meaningful and appropriate. For example, an R-sq value of
93.6% was obtained, while the overall regression F-test assigned
the model a confidence level of 95%.
Fig. 8 shows surface and contour plots of the response sur-
face based on the regression model (1). It can be seen that the
variation of shear stress with pressure and US power is dome-
shaped, with a single maximum at a position that does not de-
pend strongly on the US time. It can also be seen that the shear
strength increases monotonically with US time, with a steeper
gradient at the lower end of the range investigated. The peak
shear stress values are above 8 g/mil for all US times. This
corresponds to a shear strength of 25.1-g force over a 2-mil-di-
ameter circular bond area, which is twice the minimum value of
12.6 g specified for Au–Al bimetallic bonding in the industry
Standard EIA/JESD22-B116.
Based on the response surface plots, and bearing in mind the
fact that production throughput is inversely proportional to the
bond time, the optimal process window for the bonder was taken
to be as follows:
• Static pressure: 0.012–0.013 g/ m ;
• US power: 16–18 W;
• US time: 100–300 ms.
Using these process conditions, a number of dummy chips were
flip chip bonded to bumped quartz test boards to produce proto-
type assemblies as shown in Fig. 9. The test boards were cleaned
by oxygen plasma prior to the TS bonding operation, while the
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Fig. 8. (a) Surface plots and (b) contour plots of shear stress based on regression
model equation.
dummy chips were used directly from storage without any wet
or dry cleaning steps.
IV. EVALUATION OF PROTOTYPE ASSEMBLIES
A sample of 16 prototype assemblies was subjected to elec-
trical continuity tests and accelerated lifetime tests. The sample
included a mix of the four test board designs with different
I/O pitches, and the total number of column connections was
1100. The test boards included some fabricated at earlier
stages of process development, and consequently there were
defective columns on some assemblies. These columns were
mapped by continuity testing and excluded from the accel-
erated lifetime tests. The continuity test involved measuring
the dc resistance between pairs of probe pads at the edge of
each test board. The assemblies were then divided into three
groups which were subjected to thermal shock, thermal cycling,
and high-temperature storage tests, respectively. Conditions
for these tests are outlined in Table IV, and the results are
summarized in Table V.
The thermal shock test produced zero open-circuit defects
after 50 cycles. Moreover, no systematic trend of increasing
interconnect resistance was observed. Fig. 10 shows 2-probe
resistance measurements made on one of the two samples
Fig. 9. Photograph of a prototype flip chip assembly on a quartz test board,
showing dummy chip, copper wiring traces, and probe pads.
tested. These resistance values were recorded after 0, 15, and
50 test cycles. Each measurement represents the total series
resistance of two column connections (the connection identified
by the number on the -axis, and a common connection shaded
light gray in the layout diagram), the path between these on
the dummy chip, and two copper wiring traces. The measured
resistance, which was consistently in the range 2.6–3.2 , was
dominated by the copper wiring trace. This was confirmed by
a small number of 4-probe resistance measurements which
indicated that the resistance of individual column connections
immediately after TS bonding was in the range 100–200 m .
The dominance of the wire trace resistance explains the sys-
tematic variation in resistance along each side of the chip as the
trace length varies.
Temperature cycling produced three open-circuit defects after
70 cycles among 12 samples tested. Fig. 11 shows a subset of
2-probe resistance measurements at 0, 10, and 70 cycles for the
assemblies on which these defects occurred. Note that the three
blocks of measurements shown in this figure are from different
assemblies. The open-circuit defects occurred near the chip cor-
ners, and probably resulted from coefficient of thermal expan-
sion (CTE) mismatch between chip and substrate. On two of the
assemblies, other connections that did not go open-circuit also
showed consistently higher resistance after 70 cycles, possibly
indicating that further open-circuit failures would have occurred
with continued cycling.
Robust Au–Al bonding after high-temperature storage testing
is generally a good indicator that the original bond was well-
formed and free from impurities in the bonding interface [26].
Two samples were subjected to this kind of test. No open-circuit
defects occurred, but a systematic increase of 1.4 0.2 in the
2-probe resistance values was observed, corresponding to an in-
crease of 700 m per column connection. This increase, which
occurred consistently across all connections, was attributed to
the formation of Au–Al intermetallic compounds. Previous re-
search into gold wire bonding has shown that the reaction of
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TABLE IV
ACCELERATED LIFETIME TEST SPECIFICATIONS
TABLE V
SUMMARY OF ACCELERATED LIFETIME TEST RESULTS
Fig. 10. Two-probe resistance measurements for sample subjected to temperature shock tests (left) and pad layout for test boards with 41 I/Os (right). Common
terminal for measurements on each side is indicated by light-gray shading.
Au with Al to form intermetallic compounds is accelerated at
higher temperatures ( 150 C) [26], [27]. Alternative expla-
nations such as an increase in the series resistance of the chip
metallization or copper traces were eliminated by independent
4-probe resistance measurements. Cross-section samples from
tested assemblies were also prepared as shown in Fig. 12. These
showed no evidence of voids or other defects at the bonding in-
terface.
V. CONCLUSION
A new, low-cost, lead-free flip chip interconnection method
for high-frequency devices has been investigated, with em-
phasis on optimization of the processing techniques involved.
In this process, bare chips with standard aluminium metal-
lization are thermosonically bonded to gold-capped copper
column formed on the substrate by electroplating. The yield
of the plating process was improved by plasma pretreatment
of the resist surface, which was shown to increase the wet-
tability of the resist. It was also found that the shape of the
photoresist mold had a significant impact on column flatness,
and that flat-topped columns could be produced by plating at
low current density in approximately cylindrical cavities. The
thermosonic flip chip bonding process was studied by design
of experiments. Statistical regression analysis was used to
generate a second-order model which showed the effects of
the ultrasonic power, ultrasonic time, and bonding force on the
shear stress response. This allowed an optimal bonding window
to be defined.
To validate the overall approach of flip chip interconnection
by TS bonding to electroplated copper columns, prototype
assemblies were fabricated using dummy chips and quartz test
boards. These had I/O pitches in the range 90–165 m, and I/O
counts in the range 112–41. A total of 16 prototypes underwent
continuity and accelerated lifetime tests including thermal
shock testing, temperature cycling, and high-temperature
storage. The contact resistances of single column connections,
initially in the range 100–200 m , showed no significant
change after 50 thermal shock cycles of 0 C to 100 C, while
temperature cycling between 55 C and 125 C produced
slight resistance increases and a small number of open-circuit
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Fig. 11. Two-probe resistance measurements for samples subjected to temperature cycling tests (left), and associated pad layout (right). White crosses show
locations where open joints had occurred after 70 cycles.
Fig. 12. Optical micrographs showing cross sections of TS flip chip column
interconnections (85-m-wide columns on 165-m pitch). (a) Low magnifica-
tion image obtained with 10X objective and (b) high magnification image with
50X objective.
defects after 70 cycles. Assemblies remained intact after high
temperature baking at 300 C for 1.5 h, with a more significant
increase in contact resistance occurring due to formation of
Au–Al intermetallics.
The initial test results presented here suggest that, with inclu-
sion of an underfill, the proposed approach should be capable of
yielding reliable flip chip assemblies on quartz substrates. It is
reasonable to assume that this will also be true for LTCC sub-
strates (low-temperature cofired ceramics) which, like quartz,
exhibit a low CTE mismatch to silicon. For more conventional
substrate materials such as FR4, where the CTE mismatch to
silicon is much larger, underfills alone may be insufficient to
ensure good reliability. In this case, other modifications to the
process may be required, for example increasing the aspect ra-
tios of the bumps to make them more compliant. These aspects
will be explored in future work. The extension to organic sub-
strates and the inclusion of underfills will allow a direct com-
parison with conventional solder-based flip chip processes.
Flip chip bumping of the substrate by electroplating of copper
columns is a low-cost process that can be applied in advanced
circuit board manufacture, while TS bonding allows direct use
of chips without any extra processing at the wafer or chip level.
TS bonding is also free from the contamination and corrosion
issues associated with adhesives and solder. These features to-
gether should make the process described here attractive in nu-
merous electronics manufacturing environments.
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